Innovations in the design of field-effect transistor (FET) devices will be the key to future application development related to ultrathin and low-power device technologies. In order to boost the current semiconductor device industry, new device architectures based on novel materials and system need to be envisioned. Here we report the fabrication of electric double layer field-effect transistors (EDL-FET) with two-dimensional (2D) layers of copper indium selenide (CuIn 7 Se 11 ) as the channel material and an ionic liquid electrolyte (1-Butyl-3-methylimidazolium hexafluorophosphate (BMIM-PF 6 )) as the gate terminal. We found one order of magnitude improvement in the on-off ratio, a five-to six-times increase in the field-effect mobility, and two orders of magnitude in the improvement in the subthreshold swing for ionic liquid gated devices as compared to silicon dioxide (SiO 2 ) back gates. We also show that the performance of EDL-FETs can be enhanced by operating them under dual (top and back) gate conditions. Our investigations suggest that the performance of CuIn 7 Se 11 FETs can be significantly improved when BMIM-PF 6 is used as a top gate material (in both single and dual gate geometry) instead of the conventional dielectric layer of the SiO 2 gate. These investigations show the potential of 2D material-based EDL-FETs in developing active components of future electronics needed for low-power applications.
Introduction
Since the discovery of single Molybdenum Disulphide (MoS 2 ) layer as an active channel component in field-effect transistors (FETs) [1] , research on 2D materials for electronics and optoelectronics has gained massive momentum. Over a short period of time, various new classes of 2D materials [2, 3] , e.g., transition metal dichalcogenides (TMDs), group III-VI layered materials, MXenes, etc., have emerged as potential future candidates for post-silicon electronics. However, most of the work performed on 2D material-based FETs focused on the conventional back gate approach where the use of SiO 2 as the gate dielectric is typical. Some of the advantages of SiO 2 back gate includes their natural availability, simpler device fabrication, and easier modulation of gate thickness. However, a low dielectric constant of SiO 2 (κ = 3.9) results in low capacitances and, therefore, the need for high threshold voltages for device operations [4] . Higher operating voltages imply higher operating cost for integrated circuit mechanically stable solid films of the polymer [4] . Therefore, we investigated FET performance with an ion-gel (BMIM-PF 6 /PEO) top gate (on a different device) which shows an improvement in the performance with the ion-gel gate (µ FE ≈ 0.42 cm 2 V −1 s −1 , on/off ratio~10 3 , and SS~0.81 V/dev) compared to the SiO 2 gate (µ FE of 0.23 cm 2 V −1 s −1 , on/off ratio of~10 0 , and SS of 107 V/dev). We also show that device parameters (for example, the field effect mobility) can be further improved by operating the device in a dual gate mode (with BMIM-PF 6 /PEO as a top gate and SiO 2 as a back gate).
Materials and Methods
A detailed synthesis of CuIn 7 Se 11 has been reported elsewhere [27] . In a nutshell, single crystals of CuIn 7 Se 11 were grown via a typical melting and recrystallization process with Cu 2 Se and In 2 Se 3 as precursors. The mixture in a 1:7 ratio (Cu 2 Se:In 2 Se 3 ) was ground in a mortar and transferred to a quartz ampoule (at a pressure of < 10 −3 torr along with argon flushing). The ampoule was heated in a furnace at 950°C for five hours followed by slow cooling to 700°C and natural cooling thereafter. An optical image of the as-synthesized single crystal of CuIn 7 Se 11 (black mica-like texture) is shown in the inset of Figure 1a . The energy-dispersive X-ray spectrum of the CuIn 7 Se 11 flake is shown in Figure 1a and it indicates Cu:In:Se in a 1:7:11 ratio. The strong peak at 1.74 keV corresponds to the underlying silicon substrate. Detailed structural characterization (SEM, HRTEM, EDX and XRD) revealed the two-dimensional layers of CuIn 7 Se 11 [27, 28] .
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where L ~ 10 μm and W ~ 9 μm corresponds to the length and the width of the device, respectively. The oxide capacitance (Cox = 3.45 × 10 −9 F cm −2 ) was calculated by using the formula Cox = ε0 × εr/dox, where, εr = 3.9 and dox = 1000 nm are the relative permittivity and thickness of the SiO2, respectively. Transconductance, gm = ∂Id/∂Vbg ~ 1.06 × 10 −8 S, was calculated for +40 V ≤ Vbg ≤ +60 V and it is shown by a black dashed line in Figure 1c . Field-effect mobility was estimated to be μFE ≈ 4.04 cm 2 V −1 s −1 . This estimated mobility is almost order of magnitude lower than previously reported values for CuIn7Se11 FET [28] , which might be due to the difference in channel thickness, as seen previously in other 2D materials [30] [31] [32] . The subthreshold swing is the gate voltage required for increasing drain current by an order of magnitude in the subthreshold region. Subthreshold swing (SS) was calculated using Equation (2): mean square) of the exfoliated flake was found to be 0.2 nm. As-exfoliated flakes were contacted via chromium, Cr (~20 nm, deposition rate~0.009-0.011 nm/s) and gold, Au (~200 nm, deposition rate0 .13-0.22 nm/s), and deposited by using a shadow mask in a home-built thermal evaporation system. The low deposition rate rules out the possibility of burning channel layers. An optical image of the flake which contacts with the Au/Cr pads is shown in the inset of Figure 1c . As contacted flakes were transferred on the chip holder (CSB02842, Spectrum Semiconductor, San Jose, CA, USA) and gold wire was used to connect chip holder pins to the metal contacts. The exfoliated flakes and the as-fabricated devices were not treated with any other technique, such as annealing, before measurements. The chip holder was mounted on the cold head of the cryostat (RDK-101D, SHI Cryogenics Group, Elk Grove Village (Chicago), IL, USA Ion-gel was prepared by mixing BMIM-PF 6 (10% by weight) and PEO (90% by weight) in methanol (as a solvent) and the mixture was heated to 50°C before drop casting a small drop of the mixture onto the device.
Results and Discussion

Electronic Transport with Dielectric Gate
Electronic transport measurements of CuIn 7 Se 11 FET (Device I) using dielectric (SiO 2 ) as the back gate are shown in Figure 1 . Figure 1b shows transfer characteristics (drain current I d vs. gate voltage V g ) between a gate voltage of −60 V and +60 V and at a constant drain voltage of V d = 1 V. A typical n-type behavior was observed and it indicates the In-rich nature of the semiconducting channel. On-set voltage was found to be V on~− 15 V, which differentiates from the on-state of the FET from the off-state of the FET. Hysteresis was observed with the cycling of the back gate voltage, which indicates charge trapping at the CuIn 7 Se 11 and SiO 2 interface and/or defects/trap states in the conduction channel. The figure of merit associated with FETs were calculated using the forward cycle of transfer characteristics, as shown in Figure 1c . In the off-state of FET (V bg < −20 V), the drain current was found to be I off0 .5-0.7 nA. As the gate voltage is increased, the channel starts conducting (on-state) and the maximum drain current was observed to be I on~3 53 nA at V bg = 60 V. Thus, the on-off ratio was estimated to be~10 3 . Field-effect mobility is the average drift speed of charge carriers under a unit electric field. Field-effect mobility (µ FE ) was estimated from Equation (1):
where L~10 µm and W~9 µm corresponds to the length and the width of the device, respectively. The oxide capacitance (C ox = 3.45 × 10 −9 F cm −2 ) was calculated by using the formula C ox = ε 0 × ε r /d ox , where, ε r = 3.9 and d ox = 1000 nm are the relative permittivity and thickness of the SiO 2 , respectively. Transconductance, g m = ∂I d /∂V bg~1 .06 × 10 −8 S, was calculated for +40 V ≤ V bg ≤ +60 V and it is shown by a black dashed line in Figure 1c . Field-effect mobility was estimated to be µ FE ≈ 4.04 cm 2 V −1 s −1 . This estimated mobility is almost order of magnitude lower than previously reported values for CuIn 7 Se 11 FET [28] , which might be due to the difference in channel thickness, as seen previously in other 2D materials [30] [31] [32] . These values of mobilities are comparable with other Se-based FETs, In 2 Se 3 [37] , and WSe 2 (µ FE~8 0 cm 2 V −1 s −1 ) [23] . The subthreshold swing is the gate voltage required for increasing drain current by an order of magnitude in the subthreshold region. Subthreshold swing (SS) was calculated using Equation (2):
The subthreshold slope (∂log(I d )/∂V g ) was calculated in the subthreshold region by plotting the transfer curve in the semi-log scale (blue curve in Figure 1c ) and it is shown by the yellow dashed line in Figure 1c . SS was estimated to be 9.6 V/dec and it is a substantially different from the ideal SS (~60 mV/dec). This deviation could be due to either a depletion layer formed due to trap states [38] and/or higher thickness (1000 nm) of the SiO 2 layer. SS, field-effect mobility, and other device parameters are closely related quantities and they are governed by the capacitance of the FET [39] . A further understanding of device performance is needed, however, such analysis will not add to the core findings of the current article. We plan to perform the analysis presented in [39] in our future work.
Output characteristic (drain current Figure 1d . Output characteristics show an almost linear current-voltage response for low voltage bias, known as the linear region. Linear current-voltage response implies ohmic-like contacts and barrier effects can be neglected. As the drain voltage is increased, the FET goes into saturation mode and it behaves as the constant current source which can be used for voltage amplification. As seen from Figure 1d , applied back gate voltage determines the level of constant current through the channel. It has to be noted that the drain current in output characteristics (~2.9 nA at V d = 1 V and V g = 60 V) is significantly lower than the drain current in transfer characteristics (~353 nA at V d = 1 V and V g = 60 V). This could be due to the transient nature of the drain current in the presence of constant applied gate voltage, as seen previously in MoS 2 FETs [40] .
Electronic Transport with an Electric Double Layer Gate
Electronic transport measurements of CuIn 7 Se 11 FET (Device I) using an electric double layer (BMIM-PF 6 ) as the top gate are shown in Figure 2 . Transfer characteristics with the electric double layer gate are shown in Figure 2a . Similar to back gate transport, n-type conduction was observed with V on0 .8 V. Off-state I d was found to~1-2 nA, whereas the on-state I d was found to be~57 µA at V tg = +3 V. Thus, the on/off ratio was estimated to be >10 4 , which shows one order of magnitude improvement from the corresponding value of the back gate (~10 3 ). Using Equation (1), mobility was estimated to be µ FE ≈ 21.84 cm 2 V −1 s −1 where g m~4 .47 × 10 −5 S (black dashed line in Figure 2b ), was calculated for 2 V ≤ V tg ≤ 3 V. Here we have used C g~2 .5 µF cm −2 , estimated from the Mott-Schottky method (discussed later in this section). Mobility shows an almost 5.4 times improvement from the corresponding value of the back gate. It is crucial to estimate the EDL capacitance at the electrolyte-semiconductor interface as capacitance is found to vary with the interface. The capacitance of the EDL depends on ionic liquid-semiconductor interface.For example, the capacitance of DEME-TFSI was found to vary as C EDL ≈ 9.2 µF cm −2 for ZrNCl [13] , C EDL ≈ 7.2 µF cm −2 (electron) and ≈ 4.7 µF cm −2 (hole) for MoS 2 [41] , C EDL ≈ 34 µF cm −2 for ZnO [42] and C EDL ≈ 20 µF cm −2 for VO 2 [43] . Several techniques have been used to estimate capacitance directly at the ionic liquid-semiconductor interface. For example, electrochemical impedance spectroscopy (EIS) was used in a ZnO thin film transistor [44] , Hall-effect measurement was used in MoS 2 thin flake transistors [41] , the interconnection between an SiO 2 back gate and ionic liquid top gate (change in threshold voltage of EDL-FET with application of back gate voltage) in dual gating FET [16] and the Mott-Schottky method was used for organometal perovskite solar cells [45] . We have used the Mott-Schottky method to estimate the EDL capacitance which we used for the mobility calculation. [46] . Thus, EDL capacitance of BMIM-PF6 : CuIn7Se11 can be estimated as C1 ~ 2.5 μF cm −2 . Our estimated value of capacitance is comparable with the previously reported capacitance of BMIM-PF6 : semiconductor interface [29] . We have used this value of capacitance to evaluate the performance of electric double layer gated FETs. The subthreshold swing was improved by two orders of magnitude, SS ~ 0.3 V/dec (yellow dashed line in Figure 2b) , which indicates the lower number of trap states for the EDL gate compared to trap states for the dielectric gate. The subthreshold swing of a FET device can be given by Equation (3) [47]:
where e is an electronic charge, k is Boltzmann's constant, T is the temperature, Cd is the depletion layer capacitance and Cox is the oxide capacitance. A minimum limit of SS (~60 mV/dec at T = 300 K) can be found by letting Cd/Cox → 0. Physically, it means the effect of the depletion layer formed by the p-n junction is minimum/negligible. We believe that the two orders of change in SS seen in our device imply that Cd/Cox is lower for the ionic top gate compared to that of the SiO2 back gate. This is further evident in reduced hysteresis upon cycling of the top gate voltage, indicating lower trap states at the BMIM-PF6-CuIn7Se11 interface compared to trap states at the CuIn7Se11-SiO2 interface. Further, it is to be noted that SS does not match with the ideal SS and this could be due to a depletion layer formed by bulk trap states originating from defeats in the channel, as well as interface trap states at the BMIM-PF6-CuIn7Se11 interface. Improved performance of the FET by the EDL gate could be due to many reasons: lower interface traps and/or higher electrostatic doping and/or reduction in the Ionic liquid (BMIM-PF 6 ) forms a different type of EDL with a gold pad and CuIn 7 Se 11 . A schematic of two different EDL capacitances (C 1 with BMIM-PF 6 : CuIn 7 Se 11 and C 2 with BMIM-PF 6 : Au) is shown in the Figure 2c . These capacitors are connected in parallel and the total capacitance of the IL will be the sum of the individual capacitance, C tot = ΣC i . For the Mott-Schottky method, source and drain terminals were connected together (shorted) to form a single electrode. Using the Mott-Schottky method, (1/C IL ) 2 was estimated as a function of voltage. A plot of C IL as a function of voltage is shown in Figure 2d . Total capacitance was found not to vary a great deal as a function of the voltage and its value is C tot~2 5 µF cm −2 . EDL capacitance of BMIM-PF 6 : Au has been previously reported as C 2 7.5 µF cm −2 [46] . Thus, EDL capacitance of BMIM-PF 6 : CuIn 7 Se 11 can be estimated as C 1~2 .5 µF cm −2 . Our estimated value of capacitance is comparable with the previously reported capacitance of BMIM-PF 6 : semiconductor interface [29] . We have used this value of capacitance to evaluate the performance of electric double layer gated FETs.
The subthreshold swing was improved by two orders of magnitude, SS~0.3 V/dec (yellow dashed line in Figure 2b) , which indicates the lower number of trap states for the EDL gate compared to trap states for the dielectric gate. The subthreshold swing of a FET device can be given by Equation (3) [47] :
where e is an electronic charge, k is Boltzmann's constant, T is the temperature, C d is the depletion layer capacitance and C ox is the oxide capacitance. A minimum limit of SS (~60 mV/dec at T = 300 K) can be found by letting C d /C ox → 0. Physically, it means the effect of the depletion layer formed by the p-n junction is minimum/negligible. We believe that the two orders of change in SS seen in our device imply that C d /C ox is lower for the ionic top gate compared to that of the SiO 2 back gate. This is further evident in reduced hysteresis upon cycling of the top gate voltage, indicating lower trap states at the BMIM-PF 6 -CuIn 7 Se 11 interface compared to trap states at the CuIn 7 Se 11 -SiO 2 interface. Further, it is to be noted that SS does not match with the ideal SS and this could be due to a depletion layer formed by bulk trap states originating from defeats in the channel, as well as interface trap states at the BMIM-PF 6 -CuIn 7 Se 11 interface. Improved performance of the FET by the EDL gate could be due to many reasons: lower interface traps and/or higher electrostatic doping and/or reduction in the Schottky barrier thickness due to the ultra-thin dielectric [16] . The figures of merit from the back gate FET and top gate FET are summarized in Table 1 . Output characteristics under different top gate voltages (0 V ≤ V tg ≤ +3 V) are shown in Figure 2e . Linear current-voltage at low voltage bias (linear region) was observed as seen in the back gate characteristics. As voltage is increased, the current becomes constant as the FET goes into the saturation region. It is to be noted that the contact current in the saturation region is rather in obvious with EDL gate than dielectric gate (Figure 2e vs. Figure 1d ). Similar to dielectric gate, the drain current in output characteristics is significantly lower than the drain current in transfer characteristics owing to the transient nature of the drain current in the presence of constant applied gate voltage [40] .
Similar improvement in the performance of the FET was also observed in another device (Device II) and it is summarized in Table 1 . For Device II, a negligible hysteresis was observed, which indicated a almost trap-free BMIM-PF 6 -CuIn 7 Se 11 interface. Output characteristics and transfer characteristics with the dielectric gate indicate similar device performance as that of Device I. For the dielectric gate, the figures of merit were estimated to be µ FE~2 .66 cm 2 V −1 s −1 , on/off ratio~10 2 , SS~29.8 V/dev. Output characteristics and transfer characteristics with the electric double layer gate show an improvement in performance. For the electric double layer gate, the figures of merit were estimated to be µ FE~1 7.73 cm 2 V −1 s −1 , on/off ratio~10 3 , SS~0.19 V/dev. Mobility shows an almost 6.6 times improvement for the top gate (17.73 cm 2 V −1 s −1 ) as compared to the corresponding value for the back gate (2.66 cm 2 V −1 s −1 ). Similarly, improvement in the subthreshold swing, as well as on/off ratio, was seen for the top gate.
Electronic Transport with Ion-Gel Gate
As a potential application of the EDL-FET in the solid-state flexible device, we have used an ionic liquid based gel polymer electrolyte as a gate. Performance of the FET with an SiO 2 back gate estimates the figures of merit to be µ FE of 0.23 cm 2 V −1 s −1 , on/off ratio of~10 0 , and SS of 107 V/dev. This performance of Device III was orders of magnitude lower than the other device presented owing to the bulk nature of the channel. It has been previously reported in the case of MoS 2 that the mobility of 2D FETs decreases drastically with channel thickness [30] [31] [32] . Figure 3 shows the electronic transport of CuIn 7 Se 11 FET (Device III) with the ion-gel gate.
times improvement for the top gate (17.73 cm 2 V −1 s −1 ) as compared to the corresponding value for the back gate (2.66 cm 2 V −1 s −1 ). Similarly, improvement in the subthreshold swing, as well as on/off ratio, was seen for the top gate. Figure 3c shows the output characteristics under different ion-gel top gate voltages (0 V ≤ V tg ≤ +2 V) which shows a linear region for low voltage bias and a saturation region for high voltage bias.
Electronic Transport with a Dual Gate
Multiple gates in FETs can lead to versatility in the application where properties due to one gate can be modulated by other gates [48] [49] [50] . Several past investigations have shown that a great level of tunability in device properties can be achieved through a top and bottom dual gate geometry [16, 51, 52] . For example, an investigation of bilayer graphene with dual (top and bottom) gating indicates an opening of the band gap as well as improvement in general electronic transport behavior due to the screening of disorder potential [52] . In order to test such effects for CuIn 7 Se 11 FETs, we investigated one such device in dual gate operation mode with a SiO 2 dielectric back gate and a BMIM-PF 6 : PEO ion-gel top gate. Figure 4a shows the schematic of a dual gate FET. Figure 4b shows forward cycle of transfer characteristics for the ion-gel top gate with different back gate voltages. It is to be noted that the on-state current was increased upon application of the back gate voltage. Particularly, on-state I d at V tg = +2.5 V was increased from~1.08 µA at V bg = 0 V to~1.26 µA at V bg = 60 V which is an almost 1.16 times increase. Dual gating enables an estimation of EDL capacitance of ion-gel by interconnection between the SiO 2 back gate and the ion-gel top gate [16] . In dual gating FETs, the application of back gate voltage will change the threshold voltage of the top gate [16] . EDL capacitance was estimated from the change in the threshold voltage (∆V th ) in response to the change in the back gate voltage (∆V bg ) by using Equation (4) [16] :
where C bg = 3.45 × 10 −9 F cm −2 is SiO 2 back gate capacitance. For ∆V bg = 40 V, ∆V th was observed to be~41 mV (Figure 4c ), which corresponds to C tg ≈ 3.36 µF cm −2 . The estimated capacitance is higher than the capacitance of IL-based EDL capacitance in the previous section. This could be due to the shown in Figure 3b . Figures of merit were estimated to be μFE ~ 0.42 cm 2 V −1 s −1 , on/off ratio ~ 10 3 , and SS ~ 0.81 V/dev. Gate capacitance was estimated to be Cg ≈ 3.36 μF cm −2 by interconnection between the back gate and the top gate, as discussed in following section. Mobility shows an almost 1.8 times improvement from the corresponding value of the back gate. Mobility for the top gate can be further improved upon the application of back gate voltage. Figure 3c shows the output characteristics under different ion-gel top gate voltages (0 V ≤ Vtg ≤ +2 V) which shows a linear region for low voltage bias and a saturation region for high voltage bias. Multiple gates in FETs can lead to versatility in the application where properties due to one gate can be modulated by other gates [48] [49] [50] . Several past investigations have shown that a great level of tunability in device properties can be achieved through a top and bottom dual gate geometry [16, 51, 52] . For example, an investigation of bilayer graphene with dual (top and bottom) gating indicates an opening of the band gap as well as improvement in general electronic transport behavior Field-effect mobility due to the ion-gel gate as a function of the back gate voltage is shown in Figure 4d . Mobility, µ FE , was found to be 0.56 cm 2 V −1 s −1 in the dual gate configuration with constant V bg = 60 V. Mobility shows an almost 2.4 times improvement from the corresponding value of the back gate. An increase in mobility could be due to an increase in the charge carrier density and/or additional electric field which results in the increased screening of disorder potentials [52] . Dual gating with the ion-gel and the dielectric gate opens the door for tunable and stable performance of a flexible FET.
Conclusions
In conclusion, EDL-FETs were fabricated using a few layers of layered CuIn 7 Se 11 flakes. We have successfully incorporated the ionic liquid BMIM-PF 6 as a top gate in FETs and the performance was found to be improved compared to that of SiO 2 as a back gate. Hysteresis in the transfer characteristics was found to be significantly lower when BMIM-PF 6 is used as a top gate, thus indicating lower charge trap states at the CuIn 7 Se 11 and BMIM-PF 6 interface. Several parameters that define transistor performance, such as field effect mobility, on-off ratio, and subthreshold swing, were calculated and a comparison between dielectric and electric double-layer gates was demonstrated. The investigation presented here indicated CuIn 7 Se 11 as a potential candidate for the future electronic and optoelectronic industry.
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